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Abstract
In this paper we consider the I-dimensional compaction problem when
the layout area contains forbidden regions and the layout components are
allowed to move across these regions. Assume we are given a feasible layout
containing k forbidden regions and n layout components, where the i-th
layout component is a rectilinear polygon consisting of Vi vertical edges,
v = L~l Vi· We present an algorithm that determines the positions of the
layout components resulting in minimum area in O((J' log (J' + (J'n log n) time
with an 0((v + k) log k+ (v + (J') log v) preprocessing time. The quantity (J'
measures the interaction between the layout components and the forbidden
regions, (J' ~ vk. We also describe variants ofthis algorithms that make the
running time more problem-dependent and consider forbidden regions of
special structure. Our algorithms make use of an elegant characterization
of a layout of minimum area.
"Research supported in part by ONR under contracts N00014-84-K-0502 and N00014-86-
K-0689, and by NSF under Grant MIP-87-15652.




A one-dimensional (l-D) compactor takes as an input a VLSI layout and gener-
ates a layout of smaller area by sliding the layout components in one direction
[2, 3, 7, 9]. W.l.o.g., let it be the horizontal direction. In this paper we consider
the compaction process when the layout area contains forbidden regions. The
forbidden regions can represent, for example, pre-positioned layout components
or holes in the layout area. Being able to handle forbidden regions is a natu-
ral generalization and the presence of forbidden regions in routing problems has
been studied [5]. The positions of the forbidden regions cannot be altered during
the compaction process, but layout components are allowed to "slide over" the
forbidden regions. We develop a general method for performing l-D compaction
with forbidden region avoidance.
Given are n rectilinear polygons, PI, P2 , ••• ,Pm and k forbidden regions,
BI, B 2 , ••. , B kl with the edges of the polygons and forbidden regions parallel
to the coordinate axes. Polygon Pi consists of Vi vertical edges, Vi 2: 2, with
V = L:i=l Vi. W.l.o.g., we assume that the forbidden regions are rectangles.
Straightforward modifications to the algorithms can handle forbidden regions
of rectilinear polygonal shape. A configumtion C of the layout assigns to the
leftmost vertical edge of every polygon an x-position. A configuration is called
feasible if it keeps the relative order of the polygons in the horizontal direction
and no two polygons and no polygon and forbidden region overlap. A feasible
configuration of minimum area is called a minimum configuration. The objec-
tive of the forbidden region problem is to find, for a given feasible configuration,
a minimum configuration. Figure lea) shows a feasible configuration and Fig-
ure 1(c) shows a minimum configuration.
Before stating our results we define a quantity fj that captures the interaction
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(c) A minimum configuration
Figure 1: A forbidden region problem
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Let ej be the left vertical edge of forbidden region B j and let ei,q be a vertical
edge of polygon Bi' 1 ::; q ::; Vi. We say forbidden region Bj and edge ei,q are
related if there exists a horizontal line that intersects both ej and ei,q. Let Si,q be
the number of forbidden regions related to edge ei,q, Si,q ::; k. Let Si be the sum
over all Si,q'S, where ei,q is a vertical edge of polygon Pi (summing over all q's).
To simplify boundary cases we assume Si ~ 1. Then, u = I:i=l Si, n ::; u ::; vk.
For convenience we introduce a fictitious polygon Po of rectangular shape
having width 0 and height h, where h is the height of the layout. (Since com-
paction is done in the horizontal direction, h is determined by the forbidden
regions and the polygons, and is not altered during compaction.) Assume we
know the position of polygon Po in the layout area. For arbitrary polygons we
show how to determine a minimum configuration for this particular position of
Po in O(un log n) time with O(ulogu+(v+k)logk+(v+u)logv) preprocessing
time. The preprocessing time includes setting up data structures used through-
out the algorithm. We also present a faster, more problem-dependent version of
this algorithm. When every polygon is a horizontally convex polygon (Le., no
horizontal line intersects the polygon more than once), our algorithm determines
a minimum configuration in O(u) time, using the same preprocessing time.
Determining the position of Po in a minimum configuration is the heart of
our forbidden region algorithms. We determine Po's position by (i) character-
izing at most u feasible configurations, each of which has a fixed position of Po
associated with it, (ii) showing that a minimum configuration is among these u
configurations, and (iii) generating these configurations in an order that allows
us to update changes in the width of each configuration efficiently. Once the
position of Po resulting in a minimum configuration is known, we use the above
described algorithm to determine the positions of the n polygons. For arbitrary
polygons we present an algorithm for the forbidden region problem that runs in
O(u log u +un log n) time with an additional O((v + k) log k + (v + u) log v) time
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for preprocessing. Hence, determining the width of 0' configurations is, in the
worst-case, no more expensive than determining the width of one configuration
in which the position of Po fixed. For convex polygons the forbidden region
problem can be solved in O(O'n) time. We describe a number of variants of
this algorithm that make the running time more problem-dependent. We also
consider the compaction problem when every forbidden region has height h. We
call this problem the k-partition problem. The k forbidden regions now model
positions in the layout area where the layout can be "cut" by a straight line.
This paper is structured as follows. In Section 2 we state definitions and
describe some preprocessing steps. In Section 3 we present the algorithm that
determines a minimum configuration when the position of Po is fixed. Section
4 presents the algorithms for the forbidden region problem. In Section 5 we
consider the k-partition problem. Section 6 concludes the paper.
2 Definitions and Preliminaries
In this section we give some definitions and describe data structures used through-
out. In addition to polygon Po we use another fictitious polygon, Pn+l, also a
rectangle of height h and width zero. In all feasible configuration we require that
Po and Pn+l are positioned to the left and to the right of the other polygons and
forbidden regions, respectively. Let x(Bj ) be the position (Le., the x-coordinate
of the vertical left side) of forbidden region Bj. In any configuration C, let
XC(Pi) be the position of the leftmost vertical edge of polygon Pi. Also, for any
edge ei,q of Pi, let xc(ei,q) be the position of edge ei,q in configuration C. The
width of configuration C is defined by the distance between Po and Pn+l; Le.,
xc(Pn+1 ) - xc(Po).
A feasible configuration C is called left-compressed if for any other feasible
configuration C' in which xc' (Po) = xc(Po) we have XC(Pi) ::; XC,(Pi) for 1 ::;


















Figure 2: Determining the slot list for Pi
i ::; n + 1, are positioned as far to the left as possible. It is easy to see that
performing a left-compression on a given configuration does not increase its
widtho Figure l(b) shows the left-compressed version of the configuration shown
in Figure 1(a).
We say position XC(Pi) is legal for Pi if polygon Pi, when assigned to this
position, does not overlap with any forbidden region. In all our algorithms
polygon Pi needs to know which positions are legal for it. Let Si be a list
containing all legal positions for Pi, sorted by increasing x-coordinates. These
positions can be represented as mutually disjoint intervals. List Si contains at
least one and at most Si intervals, where Si is the quantity defined in Section 1.
The t-th interval is represented by its left endpoint li,t and its right endpoint Ti,t.
We refer to Si as the slot list of polygon Pi and throughout Si is represented
as a list of intervals. In order to keep Po and Pn+1 to the left and to right
of all polygons and forbidden regions, respectively, So consists of the interval
(-oo,x(B1 )] and Sn+l of [x(eright),+OO), where x(eright) is the position of the
rightmost vertical edge of the forbidden regions.
Figure 2 shows the endpoints of the intervals in the slot list for a polygon
Pi. Polygon Pi has Vi = 6, Si = 12 (everyone of its 6 vertical edges is related
to 2 forbidden regions), and Si consists of 5 intervals, as indicated. For the 4-th
interval, Pi is shown with solid edges positioned with X(Pi) = li,4 and it is shown
with dotted edges positioned with X(Pi) = Ti,4. Any position beween li,4 and
Ti,4 is legal for Pi.
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We next describe how to determine the slot list Si efficiently. A first step
determines for every vertical edge of polygon Pi the forbidden regions related
to this vertical edge. Let ei,q be a vertical edge of Pi and let Yq,l and Yq,2 be
the y-coordinates of the two endpoints of edge ei,q' Let Yj,l and Yj,2 be the
y-coordinates of the endpoints of the left vertical edge of forbidden region Bj.
The problem of determining the forbidden regions related to ei,q can be stated
as follows. Given a set V ofline segments with V = {[Yj,ll Yj,2]11 ::; j ::; k} and
a query line segment ei,q = [Yq,l, Yq,2], determine the segments in V that have
a point in common with ei,q. Using a binary search tree, the forbidden regions
related to edge ei,q can be determined in O(Si,q + log k) time, where Si,q is the
number of the forbidden regions related to vertical edge ei,q, [10]. The binary
search tree is static and is built in O(k log k) time once for all v vertical edges
of the n polygons.
Every forbidden region Bj related to a vertical edge ei,q of polygon Pi induces
two positions for polygon Pi. The right-value xrj,q(Pi) is the position of polygon
Pi in which x(ei,q) = x(B j) (Le., the position of edge ei,q coincides with the
left vertical edge of forbidden region Bj). If positioning Pi at xrj,q(Pd does
not cause an overlap between Pi and Bj, then xrj,q(Pi) is a legal right-value.
Legal left-values are defined in a similar way. The left-value xlj,q(Pi) is the
position of polygon Pi in which x(ei,q) = x(Bj) + w(Bj), where w(Bj) is the
width of forbidden region Bj. If positioning Pi at xlj,q(Pi) does not cause an
overlap between Pi and Bj, then xlj,q(Pi) is a legal left-value. For example, edge
el of Pi and forbidden region B l shown in Figure 2 induce a legal right-value
corresponding to the position labeled ri,l. In the position corresponding to the
left-value induced by el and B l polygon Pi and Bl overlap. Hence, el and
Bl do not induce a legal left-value. Edge e2 and B l do induce a legal left-value
corresponding to li,2. Let £i be the list containing the legal right- and left-values
of all vertical edges of Pi, sorted by non-decreasing x-positions.
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Whether a particular right- or left-value induced by Pi and Bj is legal (Le.,
Pi and B j do not overlap) can be determined in 0 (log Vi) time, where Vi is the
number of vertical edges of Pi. The overlap check uses a static data structure
that is built in O(Vi log Vi) time and this data structure is used by all vertical
edges of polygon Pi. From the above discussion it follows that list Li is generated
in O(vilogk + Si log Vi + silogsi) time.
The slot list Si contains all legal positions for Pi represented by intervals
and it is generated by scanning list Li which contains all legal right- and left-
values. The first interval of Si is determined easily: we set li,l = -00 and Ti,l to
the x-position associated with the first element in list Li. This first x-position
corresponds to a legal right-value. In Figure 2, Ti,l corresponds to the legal right-
value induced by el and B I . Assume we have determined the (t -1)-st interval.
The right endpoint Ti,t-l of this interval always correspond to a legal right-value
in list Li. Let XTj,q(Pi) be this right-value. The left endpoint of t-th interval is
determined as follows. Let Xlj,p(Pi) be the smallest legal left-value induced by
Bj and some edge ei,p of Pi so that Xlj,p(Pi) 2: XTj,q(Pi). The difference between
Xlj,p(Pi) and XTj,q(Pi) represents the minimum distance that Pi needs to move
to the right until it is again positioned so that Pi and forbidden region Bj do
not overlap. In this position forbidden region Bj is immediately to the left of
edge ei,p of Pi. However, this position may not be a legal position, since Pi may
now overlap with another forbidden region. If there are no right-values between
XTj,q(Pi) and Xlj,p(Pi) in list Li, then no other forbidden region overlaps with
Pi when Pi is positioned at Xlj,p(Pi). In this case we set li,t = Xlj,p(Pi). With
respect to Figure 2, when t = 1, the left-value induced by edge e2 and forbidden
region BI gives the minimum distance Pi has to move to the right. Since there
are no other right values between Ti,l and this value, we found the left endpoint
of the second interval.
Assume now that there exists a right-value XTj',q,(Pi)'S with XTj,q(Pi) <
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xrj',q'(Pi) < Xlj,p(Pi)' Let xlj',pl(Pi) be the smallest legal left-value larger than
xrj/,ql(Pi)' In other words, position Xlj/,p'(Pi) is the closest position to the
right of xrj/,ql(Pi) in which Pi and forbidden region Bj' do not overlap. If
there exists more than one such right-value in this range, we choose j' such
that Xljl,pl(Pi) is maximized. If Xlj/,pl(Pi) is smaller than Xlj,p(Pi), then every
illegal position between xrj',q'(Pi) and xlj',pl(Pi) is contained in the set of illegal
positions between xrj,q(Pi) and Xlj,p(Pi)' Hence, we set li,t = Xlj,p(Pi)' If we
have Xlj/,pl(Pi) > Xlj,p(Pi), the left-value Xlj,p(Pi) cannot be the left endpoint of
the next interval. In this case we continue our search for a left endpoint li,t with
index j'.
Once li,t has been determined, the right endpoint ri,t is determined by lo-
cating in list Li the smallest right-value larger than li,t. The process of creating
intervals continues until all entries in the related list have been handled. Given
list Li, the slot list Si is generated in O(Si) time. In summary, the slot lists for
the n polygons are created in 0 ((J' log (J' + (v +k) log k + (v + (J') log vmax ) time,
where V max = maxl~i~n Vi.
We conclude this section by defining two visibility graphs, one on the poly-
gons, and one on the strongly connected components of the polygon visibility
graph. A vertical edge ei,T is visible from a vertical edge ej,q iff i i- j, ei,T is to
the right of ej,q, and one can draw a horizontal line segment connecting them
without intersecting any other edge of a polygon. Let Gp = (Vp, Ap) be the vis-
ibility graph induced by the polygons, which we call the polygon graph. Graph
Gp consists of n + 2 vertices and vertex Ui corresponds polygon Pi. The arc
(Ui, Uj) is in Gp iff there exists a vertical edge ei,q of Pi and a vertical edge ej,T of
Pj such that ej,T is visible from ei,q. Graph Gp is planar, but it may have cycles.
Vertex Uo is the source and Un+l is the sink of Gp • Using standard techniques
(e.g., a sweep-line approach together with a balanced tree structure to support
queries on intervals), graph Gp can be generated in O(vlogv) time. Given a
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configuration C, we associate with every arc of Gp a weight. The weight of arc
(Ui, Uj) is the distance between Pi and Pj (Le., the smallest distance between an
edge ei,q of Pi and ej,T of Pj with e j,T visible from ei,q).
Let Ct, C2 , ••• , COl be the strongly connected components of Gp • The com-
ponent graph Gc consists of a vertices, each vertex representing a strongly con-
nected component of Gp• There exists an arc from Ui to Uj in Gc iff Gp contains
at least one arc from a vertex in component Ci to a vertex in component Cj.
Obviously, Gc is acyclic and planar. Gc can be generated from Gc in O(n) time.
3 Compacting when Po is fixed
Assume we are given a feasible configuration C in which polygon Po is positioned
to the left of the k forbidden regions and all other polygons are positioned to the
right of the forbidden regions. In this section we describe how to generate Cleft,
the left-compressed version of configuration C. Assume we have determined
the polygon graph Gp and computed the weights of its arcs with respect to
configuration C. Intuitively, the weight of the arc (Ui, Uj) in Gp represents the
maximum amount polygon Pj can move to the left in configuration C without
overlapping with polygon Pi when Pi is kept fixed and the forbidden regions are
not taken into account. We determine configuration Cleft by computing for every
polygon Pi a quantity ml( i) which represents the amount polygon Pi moves to
the left from its position in configuration C to its position in configuration Cleft.
When no forbidden regions are present, it is easy to see that ml( i) is the
length of the shortest path from vertex Uo to Ui in Gp . Hence, in this case,
ignoring necessary preprocessing steps, configuration Cleft can be computed in
O(n log n) time [1]. In order to determine the ml-entries when forbidden regions
are present, we perform a Dijkstra-like shortest path computation on Gp • The
existence of forbidden regions will cause already computed shortest paths entries
to get reduced, similar to a shortest path computation in a graph containing
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negative edge weights, but no negative cycles.
Initially we set ml(O) = 0, ml(i) = +00, and we set the weights Wi,j in
Gp with respect to configuration C. Assume, furthermore, that for every poly-
gon Pi we have determined its slot list Si. Our algorithm maintains a set 5
of vertices whose corresponding polygons have temporary left-compressed posi-
tions assigned to them. Initially 5 is empty. The algorithm repeatedly selects
a vertex Ui with the minimum ml-entry from Vp - 5, inserts Ui into 5, and
performs a relaxation step and a legality test on all arcs leaving Ui. The re-
laxation step is as in the shortest paths algorithm: for every arc (Ui,Uj) set
ml(j) = min{ml(j), ml(i) +Wi,j}. The legality test checks whether the position
xc(Pj) - ml(j) is legal. If it is not, we determine the closest legal position for Pj
to the right of its current position. This position corresponds to a left endpoint
of an interval in list Si. The new, legal position determined causes ml(j) to be
decreased. Whenever ml(j) is decreased and vertex Uj is in set 5, we delete Uj
from 5 and add it to set Q. The algorithm terminates when for every polygon
Pj the position xC(Pj) - ml(j) is legal.
Figure 3 gives a detailed description of algorithm FIXPO. It maintains a pri-
ority queue Q containing vertices organized by their ml-entries and ExtractMin(Q)
selects the smallest entry from Q. To prove the correctness of algorithm FIXPO,
we show that the configuration generated is feasible and left-compressed.
Lemma 3.1 Let C' be the configuration obtained by setting XC,(Pi) = XC(Pi) -
ml(i). Then, C' = Cleft.
Proof: Recall that a feasible configuration satisfies three conditions. First,
there are no intersections between the polygons and forbidden regions; second,
the relative order of the polygons did not change, and third, there are no inter-
sections among the polygons. Since ml(i) is initialized with +00, a legality test is
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Algorithm FIXPO:
Input: Graph Gp with weights set with respect to configuration C
Output: Vector ml
1. Initialize ml-entries: ml(O) = 0, ml( i) = +00 for 1 ~ i ~ n + 1;
2. S +- 0;
3. Q +- Vp ;
4. while Q =:J 0 do
begin
5. Ui +- ExtractMin(Q)j
6. S +- S U {Ui};
7. for each vertex Uj such that (Ui,Uj) E A p do
begin
8. if ml(j) > ml( i) + Wi,j then
begin
9. ml(j) +- ml(i) + Wi,jj
10. if xC(Pj) - ml(j) is not legal then
begin
11. determine the smallest q such that xC(Pj) - ml(j) < lj,q;
12. ml(j) +- xC(Pj) -lj,qj
end (* then *)
13. ifuj E S then S +- S - {Uj}; Q +- Q U {Uj};
end(* then *)
end (* for *)
end (* while *)
Figure 3: Algorithm FIXPO
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performed after assigning a new value to ml(i) in the relaxation step, and the ml-
value assigned in line 12 is always legal, the first condition holds. Consider now
two polygons Pi and Pj with arc (Ui, Uj) in Gp • If the second or third condition
would be violated between Pi and Pj, we would have ml(j) > ml(i)+wi,j. How-
ever, for any two adjacent vertices Ui and Uj in set S we have ml(j) :::; ml(i)+Wi,j.
Pi and Pj are in set S at the termination of the algorithm and hence they are
positioned correctly with respect to each other. It follows that configuration C'
is feasible.
Let m1left(j) = xC(Pj) - xC1eft(Pj). By the definition, xC1eft(Pj) is the
leftmost position for polygon Pj among all feasible configuration. Since C' is
feasible, we have ml(j) :::; m1left(j) at the termination of the algorithm. (If this
would not hold, Cleft would not be the left-compressed version of configuration
of C.) We next show that the invariant ml(j) ~ m1left(j) is satisfied for all Pi's
throughout the algorithm. This and the above condition give ml(j) = mheft(j)
at the termination of the algorithm and thus C' = Cleft.
The invariant ml(j) ~ m1left(j) is certainly true after initialization. Consider
the first point in time at which the invariant is violated during the algorithm;
Le., we have ml(j) < mheft(j) for some polygon Pj. If the invariant is violated
by setting ml(j) in relaxation (line 9), then, just after relaxing the arc (Ui, Uj),
we have
ml( i) + Wi,j ml(j)
< mheft(j)
< m1left( i) + Wi,j
which implies that ml(i) < m1Ieft(i). But because relaxing arc (Ui,Uj) does not
change ml(i), this inequality must have been true just before we relaxed the arc.
This contradicts the choice of Pj as the first polygon for which the invariant is
violated.
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Assume now that the invariant is violated by setting ml(j) after the legality
test (in line 12). Before the legality test we have xC(Pj)-ml(j) ::; xCze/t(Pj) and,
after executing line 12, Pj is positioned to the right of xCze/t(Pj). Assume that
position xCle/ t(Pj) is in the r-st slot of slot list Sj. We then have Ij,T ::; xc1e/JPj ),
where Ij,T is the left bound of the interval representing the r-st slot. The search
for the next slot (in line 11) yields q = r and we thus have
ml(j) Xc(p·) -1,J J,q
> xC(Pj) - XCze/t(Pj)
mheft(Pj)
This contradicts our assumption. Hence, the invariant is maintained during
algorithm FIXPO and the lemma follows. 0
We now address the time complexity of algorithm FIXPO. If the algorithm
given in Figure 3 is applied to Gp , the worst case running time is bounded by
O((1n log n). This bound is achieved when Gp consists of one strongly connected
component, ISil = 0(Si), the legality test for polygon Pi fails ISil times, and
for every neW legal position an entire shortest path computation is completed.
Recall that setting up the necessary data structures for algorithm FIXPO requires
o((1 log (1 + (v + k) log k + (v + (1) log v) time.
Theorem 3.1 Given configuration C, the polygon graph Gp , component graph
Ge , and the slot lists, configuration Cleft can be generated in O((1n log n) time.
Observe that the single source shortest paths problem in planar graphs can
be solved in O(nJlogn) time, [4]. No straightforward modification of Frederick-
son's algorithm reduces the running time of algorithm FIXPO to O((1nJIOgn)
time. When a legality test fails, algorithm FIXPO reduces the current estimate
of ml(j). Future shortest path computations need to take previously computed
ml-values into consideration. This corresponds to introducing an edge between
Uo and Uj in Gp with weight WO,j = ml(j) and hence planarity is destroyed.
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The remainder of this section describes possible improvements to algorithm
FIXPO that will speed up the algorithm from a practical point of view. The full
power of algorithm FIXPO is only needed for the strongly connected components
of Gp and we can improve the running time for generating Cleft by handling the
strongly connected components of Gp independently. The approach of handling
strongly connected components independently has also been used in other com-
paction problems, [7]. Recall that Gc is the component graph of Gp in which
one vertex corresponds to one strongly connected component of Gp • We traverse
Gc in a topological order and apply algorithm FIXPO to the strongly connected
components of Gp •
Assume that we have left-compressed the polygons corresponding to the
vertices in components Cl, C2 , •• • , Ci-1 and we are ready to left-compress the
polygons in Ci. Let Gp,i be the graph consisting of the subgraph of G p corre-
sponding to the vertices in Ci and a special vertex uo. The weights of the edges
between two vertices in Ci are set with respect to configuration C. The edges
incident to Uo and their weights are set as follows. Let Vo be the set of the
vertices ofGp in Cl,C2 , ••• ,Ci-1' If (Ua,Ub) E A p, where Ua E Vo and Ub E Ci,
set Wa,b f- Wa,b + ml(a). The new weight Wa,b reflects the maximum amount
polygon Pb can move to the left taking into account the positions of the already
left-compressed polygons. We shrink the vertices in Vo to form vertex uo. If
there exists an arc (ua , Ub) E Ap with U a E Vo and Ub E Ci, we include the edge
(uo, Ub) in Gp,i. The weight of this arc is set to the minimum over all the newly
computed weights of the arcs (ua , Ub). We then run FIXPO on Gp,i. When G p
contains a strongly connected components, with strongly connected component
Ci consisting of ni vertices, configuration Cleft is generated in 0(2::1"=1 O'ini log ni)
time, where O'i = 2::UjECi Sj. The book-keeping necessary to set up the graphs
Gp,i, 1 ~ i ~ a, can be accomplished in O(n) total time. This is done by setting
the weights Wa,b of Gp,i while polygon Pa is left-compressed.
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Before concluding this section we state the running time for a commonly
occurring shape of the polygons. When every polygon is a horizontally convex
polygon (Le., no horizontal line intersects the polygon more than once), the
running time for determining configuration Cleft reduces to 0(0'). In this case
we have Gp = Ge , each strongly connected component contains only one polygon.
Ignoring the time needed to determine the next slot in case a legality test fails,
algorithm FIXPO handles one component in 0(1) time. Since ISil 2: 1, we have
0' 2: n. For the case when every polygon is a rectangle this running time has
previously been reported in [6].
4 Forbidden region problem
In this section we present two algorithms for determining a minimum configura-
tion for the forbidden region problem. Both algorithms use a characterization of
the left-compressed minimum configuration that allows us to limit the number
of left-compressed configurations to be considered.
Assume the layout area contains no forbidden regions. Let C* be the left-
compressed configuration that has polygon Po positioned at the origin in this
environment (namely, the one without forbidden regions). As already stated in
Section 3, C* can be determined in O(n log n) time by performing a shortest path
computation on Gp • Using the algorithm of [4], C* can actually be determined
in O(n-vrogn) time. The position of polygon Pi in configuration C*, XC*(Pi), is
a crucial quantity in our forbidden region algorithms. We will also be referring
to the positions of the vertical edges of polygons and thus let Xc* (ei,q) be the
position of edge ei,q of Pi in configuration C*. Let C be any feasible configuration
in which Po is positioned to the left of all forbidden regions. We say polygon Pi
(resp. edge ei,q of Pi) is at its tight position in C if Xc (Pi) = xc(Po) + XC*(Pi)
(resp. xc(ei,q) = xc(Po) + xc*(ei,q))' Intuitively, Pi is at its tight position if
the position of Pi is not influenced by the presence of any forbidden region.
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Observe that placing Pi at a position to the left of Pi's tight position results in
a configuration that is not feasible.
The following lemma characterizes a left-compressed configuration of min-
imum width. Recall that an edge of forbidden region B j and an edge ei,q of
polygon Pi are related if there exists a horizontal line that intersects both edges.
Lemma 4.1 There exists a left-compressed, minimum configuration C, a poly-
gon Pi and a forbidden region Bj, °::; i ::; n, 1 ::; j ::; k, such that
for some vertical edge ei,q of Pi related to B j.
Proof: Let Gp be the polygon graph in which the weights are set with respect
to configuration C. From Gp we generate a new graph G~ by adding to Gp a new
vertex UB and the following arcs. Let ej be the left vertical edge of forbidden
region Bj and let ei,q be a vertical edge of a polygon Pi. If ej is visible from ei,q
in configuration C, G~ contains the arc (Ui,UB). The weight of the arc (Ui,UB)
in G~ is the minimum over all the distances between a left vertical edge ej of a
forbidden region and a vertical edge ei,q of polygon Pi with ej visible from ei,q.
Obviously, if there exists a left vertical edge ei,q with xc(ei,q) = x(Bj), for some
forbidden region Bj, then the weight of arc (Ui, UB) is zero.
Let I(u) be the length of the shortest path from vertex Uo to any vertex U in
G~. When l(uB) = 0, the property stated in the lemma holds in configuration
C. If l(uB) oj:. 0, we generate a configuration C' from Cby pushing polygon Po
l(UB) positions to the right. During this pushing process, Po may touch some
other polygon. If this happens, this polygon is pushed to the right to along
with Po. At some later point, another polygon may be touched either by Po or
by the polygon that already moves with Po. This new polygon is also pushed
along. This process continues until Po has been pushed l(UB) positions. At this
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point either a polygon Pi that is being pushed or Po touch a forbidden region,
say Bj. Let C' be the configuration generated by the pushing process. Since we
assumed Cto be a minimum configuration, the width of configuration C' cannot
be smaller than that of C. This implies that the pushing process resulted in
moving Pn+l I(UB) positions to the right. The claimed property now holds for
minimum configuration C'. 0
Each related pair (Bj,ei,q) induces a possible position for Po. Lemma 4.1
states that a minimum, left-compressed configuration is among the cr left-compressed
configurations induced by the cr related pairs. The proof of Lemma 4.1 gives
us additional information about the related pair inducing the position of Po in
configuration C. We can conclude that if Cis a minimum, left-compressed config-
uration, then there not only exist a Pi and a Bj with xc(Po) = x(Bj) - xc.(ei,q),
but that the position of edge ei,q is tight. We thus have xc(ei,q) = x(Bj) (Le.,
the edge ei,q is immediately to the left of forbidden region B j).
In Section 3 we described algorithm FIXPO which generates the left-compressed
minimum configuration when the position of Po is fixed. We solve the forbidden
region problem by invoking algorithm FIXPO cr times, once for every position
induced by a related pair (Bj, ei,q). However, by invoking FIXPO in the right
order we are able to achieve a running time that equals the worst-case running
time of a single application of algorithm FIXPO.
The positions of polygon Po in the cr configurations can be determined by
using information available in the slot lists. Let P be the list containing these cr
positions arranged by increasing x-values. List P is generated in O(crlogcr) time.
Let Cl,C2 , ••• ,Cu be the left-compressed configurations associated the possible
positions of Po with xca(Po) < XCa+l (Po), 1 ~ a ~ cr - 1. Observe that the
actual number of configurations to be considered is likely to be smaller than
cr. This holds since not every related pair does necessarily introduce a legal
right-value and because we can discard from list P entries which correspond
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to positions of Po to the right of the leftmost position of any forbidden region.
However, to simplify notation, we let a be the number of configurations to be
considered. When the configurations are generated in the order CI, Cz, ... , CO',
we have XCa(Pi) ~ xCa+1 (Pd, 0 ~ i ~ n + 1 (i.e., every polygon can only move
to the right).
Let C be the given feasible configuration to be compacted. We assume that
in configuration C Po is positioned to the left and all other polygons are posi-
tioned to the right of the forbidden regions. However, this holds w.l.o.g and any
feasible configuration could be used. Both of our algorithms assume that the
polygon graph Gp , the component graph Gc , and the slot lists have already been
determined. The weights of Gp are set with respect to configuration C. Our first
algorithm, algorithm GENCONFl, determines the position of Po resulting in the
left-compressed, minimum configuration by invoking FIXPO a times. The order
of the positions of Po considered is as given by list P. Generating the a configura-
tions in this order allows us to determine a minimum configuration in O(an log n)
time. Recall that one application of algorithm FIXPO has a worst-case running
time of O(anlogn). Having the worst-case running time of algorithm FIXPO
coincide with the time required to determine the width of all a configurations
holds only for non-convex polygons. For convex polygons FIXPO runs in O(a)
time and algorithm GENCO NFl can be shown to use O(an) time. Our second
algorithm, algorithm GENCONF2, determines the width associated with every
configuration Ca by limiting the number of polygons that need to be repositioned
explicitly. While its the worst-case running time is as for GENCONFl, we are
able to state the running time in a more problem-dependent form, as will be
described later. We now give the details for algorithm GENCONFl.
For algorithm GENCONFI we can eliminate from list P entries with identical
positions for Po. Let Gp ( Ca ) be the polygon graph associated with configuration
Ca' Gp(Ca) differs from Gp only in the value of the weights associated with the
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Algorithm GENCONF1:
Input: Graph Gp with weights set with respect to initial configuration C
Output: mina, the index resulting in a minimum configuration
1. minwidth f- +00;
2. for a := 1 to Cf do
begin
(* generate Gp(Ca) from Gp(Ca- 1 ) *)
(* Co corresponds to the initial configuration C *)
3. for each vertex Uj such that (uo, Uj) E Ap do
4. wo,j(Gp(Ca)) f- WO,j(Gp(Ca- 1 )) - (xca(PO) - xca_1 (PO));
5. FIXPO(Gp(Ca));
6. if minwidth > XCa(Pn+l) - xca(Po) then
begin
7. minwidth f- XCa(Pn+l) - xca(PO)j
8. mina f- aj
end (* then *)
end (* for *)
Figure 4: Algorithm GENCONFl
edges incident to Uo. Recall that the weight of the arc (Ui, Uj) in Gp reflects
the maximum amount polygon Pj can move to the left without overlapping
with polygon Pi when Pi is kept fixed and the forbidden regions are not taken
into account. The weight of arc (uo, Uj) in graph Gp(Ca) reflects the maximum
distance Pj could move to the left before it hits the position of Po in configuration
Ca. Hence, in Gp(Ca) we have wo,j(Gp(Ca)) = WO,j(Gp) - (xca(PO) - Xc (Po)).
Figure 4 gives a detailed description of algorithm GENCONF1.
The correctness of algorithm GENCONFl follows immediately and we now
address its time complexity. The minimum amount of work done in one instance
ofFIXPO is O(nlogn) and thus algorithm GENCONFl uses at least O(Cfnlogn)
total time. Any additional time used during algorithm GENCONFl comes from
having legality tests fail. As described in Section 3, the failure of one legality
test can cause an entire shortest path computation to be completed before the
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next legality test fails. During the generation of the a configurations polygons
moves to the right and thus polygon Pi causes the failure of at most Si legality
test. Hence, the additional time spent during the a calls to FIXPO is bounded
by O(anlogn).
Theorem 4.1 Given the polygon graph Gp , component graph Ge , and the slot
lists, a minimum, left-compressed configuration of a given feasible configuration
can be generated in O(aloga + anlogn) time.
Algorithm GENCONF1 can be speeded up by using the improved version of
FIXPO in which the strongly connected components of Gp are handled indepen-
dently. Using this version of FIXPO, the running time of algorithm GENCONF1
is bounded by O(a(L:i=l ndognd), where a is the number of strongly connected
components in Gpo In the worst case, this time bound is equal to the time bound
stated in the theorem above.
The way algorithm GENCONF1 sets the weights of the arcs incident to ver-
tex Uo ensures that some re-computations are avoided. However, when going
from configuration Ca- l to configuration Ca we only need to determine the po-
sition of polygon Pn+l in Ca (since its position gives us the width associated
with configuration Ca ). Once the index resulting in a left-compressed minimum
configuration is known, algorithm FIXPO can be called to determine the position
of the polygons in the minimum configuration. Algorithm GENCONF2 deter-
mines the width associated with configuration Ca by making use of information
computed by configuration Ca- l and it limits the number of new positions to
be determined explicitly. For the time being assume that every related pair
induces a unique position for polygon Po (the changes to be made when this is
not satisfied are described later).
Let edge eil,ql of polygon Pil and forbidden region B jl be the related pair
dictating the position of Po in Ca - l (i.e., XCa_l(PO) = X(Bjl) - xc.(eil,ql)). Let
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ei2,q2 and Bj2 be the related pair dictating the position of Po in Ca. Also, let
fa = xca(PO) - xCa_1 (PO)' Intuitively, in order to generate configuration Ca from
Ca-l, polygon Po is pushed fa positions to the right. A polygon that is touched
by Po during this pushing process is pushed along with it. When a polygon
already being pushed touches other polygon, this polygon is also pushed along.
This pushing process can push polygons anywhere from 0 to fa positions to the
right. Assume that in configuration Ca - l edge eil,ql of polygon Pil is to the left of
forbidden region Bjl and that edge ei2,q2 of polygon Pi2 is to the left offorbidden
region Bj2. Such a situation is shown in Figure 5(a). After the pushing process
is completed, edge ei2,q2 is immediately to the left of forbidden region B j2 and
edge eil,ql of polygon Pil is to the right of the left vertical edge of forbidden
region B jl, possibly overlapping with Bjl. Figure 5(b) illustrates the situation
after the pushing process. At this point polygon Pil and all polygons reachable
from Pil may need new legal positions. We say polygon Pt is reachable from Pil
if there exists a path from Uil to Ut in Gp • Figure 5(c) shows configuration Ca
in which polygon Pil and all polygons reachable from it have new positions (if
needed).
We next prove a lemma which will allow us to avoid determining the positions
for polygons not reachable by Pi!.
Lemma 4.2 Let Pt be a polygon not reachable by Pil. Then, the pushing process
initiated by Po moves Pt at most fa positions to the right. During the pushing
process Pt does not move across a left vertical edge of a forbidden region. If Pt
is moved at least one position to the right, then, after the pushing process, Pt is
at its tight position.
Proof: Assume that during the pushing process Pt is pushed across the left
vertical edge of forbidden region B s • Let es be this left vertical edge. Then,




(a) Configuration Ca- 1
(b) After Po is pushed fa positions to the right
(c) Configuration Ca
Figure 5: Generating Ca from Ca- 1
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es is less than fa in Ca- 1 ; Le., XCa_1 (e s ) -xca_Jet,q) < fa. This implies that there
exists a configuration C' dictated by et,q and B s with xc,(Po) = x(Bs ) - xc.(et,q)
such that XCa_l(PO) < xc,(Po) < xca(PO). Such a configuration C' cannot exist
and thus Pt cannot move across edge es. Assume now that polygon Pt is moved
at least one position to the right. Consider the visibility graph in which the
weights are set with respect to the configuration generated after the pushing
process. In this visibility graph the shortest path from uo to Ut has length 0 and
thus Pt is at a tight position. 0
Algorithm GENCONF2 determines the width of configuration Ca by com-
puting new positions only for polygons reachable from Pil. For polygons not
reachable from Pil no updating of the positions is done. However, should we
need to determine the position of a polygon (or an edge of a polygon), we can
do so in 0(1) time. Assume we have handled configuration Ca- 1 • For a polygon
Pt that is not at its tight position in Ca- 1 ml(t) gives the amount Pt moves to
the left from its position in configuration C to its position in Ca- 1 . Hence, the
position of any polygon Pt in Ca - 1 is determined by
XCa_l (Pt) = max{xca _ 1 (Po) +xc.(Pt),xc(Pt) - ml(t)}.
Observe that the quantity xCa_1 (Po) + xc.(Pt) corresponds to the tight (i.e.,
leftmost possible) position of polygon Pt in configuration Ca- 1 •
We are now ready to give a complete description of algorithm GENCONF2.
The preprocessing step again includes computing the a x-positions of polygon
Po and arranging these positions according to non-decreasing x-values. Assume
further we determined for every polygon Pi a list Ri containing the polygons
reachable from Pi (which includes Pi). The input to algorithm GENCONF2 is
the polygon graph Gp with its weights set with respect to the initial configuration
C. The output is the index of the configuration resulting in the left-compressed
minimum configuration. Figure 6 contains a detailed description of algorithm
GENCONF2 and the following discussion refers to the steps of this description.
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Algorithm GENCONF2;
Input: Graph Gp with weights set with respect to configuration Cj
Output: mina, the index resulting in a minimum configurationj
(* Determine the ml-values of configuration Cl *)
1. call FIXPO(Gp(Cl ));
2. minwidth f- xc! (Pn+l) - xc! (Po); mina f- 1j
3. for a := 2 to a do
begin
(* Determine whether the position of Pil is tight in Ca- l *)
(* If it is, move Pil fa positions to the rightj perform a legality *)
(* test and update ml-values for polygons reachable from Pil *)
4. if the position of edge eil,ql in Ca- l is tight then
begin
5. ml(i1) f- XC(Pil) - (xca(PO) +XC.(Pil))j
6. call LEGAL(i1)j
7. call UPDATE.ML(Gp, Ril)j
end (* then *)
8. if the position of edge ei2,q2 in Ca is tight then
begin
(* Determine the width of configuration Ca *)
9. XCa(Pn+l) = max{xca(Po) + xc.(Pn+l),XC(Pn+l) - ml(n + l)}j
10. if minwidth > XCa(Pn+l) - xca(Po)
then minwidth f- XCa(Pn+l ) - xca(PO)j mina f- aj
end (* then *)
end (* for *)
Figure 6: Algorithm GENCONF2
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Algorithm UPDATE-MLj
Input: Set Ril and G p with weights set with respect to configuration C;
Output: No output is generated; global array ml is modifiedj
1. for all Ut E Ril - {uid do ml(t) f- +00;
2. Sf- 0;
3. Q f- Ril;
4. while Q -I 0 do
begin
5. Ui f- ExtractMin(Q)j
6. S f- S U {Ui};
7. for each vertex Uj such that (Ui,Uj) E Ap do
begin
8. if ml(j) > ml(i) + Wi,j then
begin
9. ml(j) f- ml(i) +Wi,j;
10. call LEGAL(j)j
(* Lower bound checking for the position of Pj *)
11. if xC(Pj) - ml(j) < xca(PO) + XC· (Pj)
then ml(j) f- xC(Pj) - (xca(PO) + xC.(Pj));
12. ifuj E S then Sf- S - {Uj}; Q f- Q U {Uj}j
end(* then *)
end (* for Uj *)
end (* while Q *)
Figure 7: Algorithm UPDATKML
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The first step of algorithm GENCONF2 makes a call to FIXPO to determine
the ml-values resulting in the positions of the polygons in configuration CI .
Obviously, using the above expression for computing positions in a configuration,
gives the correct positions of the polygons in CI . Assume we have handled
configuration Ca- l and we are to determine the width of configuration Ca. We
first check whether the position of edge eil,ql is tight. If it is, then edge eil,ql
is immediately to the left of forbidden region Bjl and we move polygon Pil fa
positions to the right. This may put Pil at a position that is not legal and we
perform a legality test on this new position (actually, on the ml-value associated
with this position). Procedure LEGAL(il) used by GENCONF2 tests whether
ml(il) corresponds to a legal position for Pil and, if it does not, it determines
the closest legal position to the right of it (it basically executes lines 10-12 of
algorithm FIXPO).
As already discussed, we only update the ml-values to correspond to correct
ml-values for configuration Ca for polygons reachable from Pil. These ml-values
are generated by running on set Ril an algorithm similar to FIXPO. We call this
algorithm UPDATE..ML. For clarity reasons and, since there are some differences
between FIXPO and UPDATE..ML, we give its entire description in Figure 7.
The input for UPDATEML are Gp and Ril. We initialize the priority Q with
Q - Ril and set ml( t) - +00 for all Ut E Ril - {uid. We then determine
the ml-values of the polygons in Ril by performing relaxation steps and legality
tests. Whenever ml( t) gets a new value by either relaxation or legality test,
we have to perform an additional test on ml(t), namely a lower bound test.
Recall that in configuration Ca the position of Pt cannot be to the left of its
tight position (i.e., it cannot be smaller than xca(PO) + xC.(Pj)). However, since
UPDATE..ML is performed only on polygons reachable from Pil, relaxation and
legality tests can produce an ml-value corresponding to a position to the left of
the tight position. The lower bound test checks and, when necessary, corrects
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the m1-values.
When edge eil,ql is not at its tight position in configuration Ca - I , Pil is to
the right of forbidden region B ji and the value of m1( i1) gives the position of
Pil in Ca - I • The process of pushing Po Ea positions to the right may leave Pil at
the same position or it may move it to the right. If it does move Pil to the right,
then Pil is at its tight position in Ca and its m1-value does no longer determines
its position. Neither polygon Pil nor any polygon reachable from it require that
a new legal position is determined explicitly.
After having executed steps 1-7 of algorithm GENCONF2 we have deter-
mined enough information about configuration Ca so that we can compute its
width. We first check whether the previous configurations or the process of
re-positioning the polygons reachable from Pil resulted in having edge ei2,q2 of
polygon Pi2 be to the right of its tight position in Ca. If the edge ei2,q2 is already
to the right of forbidden region Bj2' then we can immediately say that the po-
sition of Po induced by the related pair (ei2,q2, Bj2) cannot result in a minimum
configuration. If the position of edge ei2,q2 is tight, we determine the width of
configuration Ca.
The description of algorithm GENCONF2 given assumes that every related
pair induces a unique position for Po. We briefly describe the changes to be
made if this is not the case. Assume there exist h related pairs that induce
the (a - l)-st position of polygon Po. In order to determine the width of the
configuration induced by the a-th position of Po, we perform steps 4-7 for every
related pair inducing the (a - 1)-st position of polygon Po. Assume now that
there are 12 related pairs that induce the a-st position of polygon Po. Then, as
long as one polygon of the 12 polygons has its vertical edge at a tight position,
configuration Ca could be a minimum configuration. We determine the width of
the configuration as described in lines 9 and 10 of algorithm GENCONF2.
We now establish the time bound of algorithm GENCONF2. Let ri = IRil,
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the number of polygons which can be reached by polygon Pi, Ti ;::: 1. Each
time an edge ei1,ql of polygon Pil is pushed across forbidden region BjI, we
update the ml-entries of all the polygons reachable from Pil. This is done by
procedure UPDATE.ML and costs at least O(Tdog Ti) time. A polygon Pi is
pushed across at most Si forbidden regions and every such event may invoke
a call to UPDATE.ML. Let Ll = Li=l SiTi, Ll ~ (Tn. The time required by
GENCONF2 is thus at least O(L~l SiTi log Ti) = O(Lllogn). Consider now
the additional time spent in procedure UPDATE.ML because legality tests fail.
Assume we called UPDATE.ML with set Ri and that a legality test fails for some
polygon Pj, Pj E Ri. Then, the amount of time that elapses before the next
legality test fails is 0 (T j log Ti)' We charge this time to polygon Pj. Polygon
Pj is charged at most O(SjTj logn) time and the time charged to all polygons
is thus bounded by 0(Li=1 SjTj logn) = O(Lllog n). Traversing the slot lists
during algorithm GENCONF2 costs O((T) time which is less than O(Lllogn).
We can thus state the following theorem.
Theorem 4.2 Given the polygon graph Gp , component graph Gc , and the slot
lists, a minimum, left-compressed configuration of a given feasible configuration
can be generated in 0 ((T log (T + Lllog n) time.
5 k-partition problem
In the k-partition problem the height of every forbidden region equals h, the
height of the layout area. Hence, the forbidden regions model positions in the
layout area where the layout could be "cut" by a straight vertical line. Obvi-
ously, the algorithms described in the previous section can be used to generate a
minimum configuration for the k-partition problem. In this section we describe
a more efficient approach which is tailored towards the special structure of the
forbidden regions. We present an algorithm determining a minimum configura-
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tion in O(o(1ogn + log rCtpk 1)) time, where 0 and p are two quantities measuring
reachability in the visibility graphs, 0 ::; an and p ::; a 2• The preprocessing time
of the algorithm is O(k logk +v log v +p).
Assume that the width of every forbidden region is zero. Straightforward
modifications to the algorithm can handle forbidden regions with arbitrary
widths. Assume, furthermore, that the k forbidden regions have been ordered
so that X(BI) < X(B2) < ... < X(Bk)' In the general forbidden region prob-
lem every polygon Pi has a slot list Si associated with it and Si records the
forbidden regions relevant to Pi. In the k-partition problem we have one data
structure, namely a level-linked finger search tree [8], which is accessed by all n
polygons. Let Ai be the area, called slot area, between forbidden regions Bi and
Bi+l, with Ao being the area to the left of BI and Ak being the area the right
of Bk, respectively. Slot area Ai is represented by the interval [X(Bi),x(Bi+I)]
for 1 ::; i ::; k - 1. When i = 0 and k, the intervals are (-00, x(BI )] and
[X(Bk)' +00), respectively. In the level-linked finger search tree used by our
algorithm the leaves correspond to the slot areas Ao, AI, ... , Ak.
Since the height of every forbidden region is h, the following property follows
immediately.
Property 5.1 Let C be a feasible configuration in which polygon Pi is assigned a
position in slot area A q • Then, every polygon Pj in the same strongly connected
component with Pi in Gp is also assigned a position in slot area Aq •
As defined in Section 4, let C* be the left-compressed configuration that has
polygon Po positioned at the origin in a layout environment without forbidden
regions. Let Ci be a strongly connected component of Gp • The rightmost vertical
edge of component Ci in configuration C* is the rightmost position of any edge
in C* belonging to a polygon in Ci. Let XC. ( Ci) be this position. Using Prop-
erty 5.1 and adjusting Lemma 4.1 to the k-partition problem, the next lemma
characterizes a minimum, left-compressed configuration.
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Lemma 5.1 There exists a left-compressed, minimum configuration C and a
strongly connected component Ci of Gp such that
Lemma 5.1 implies that every strongly connected component of Gp induces
a possible position for Po. The proof of Lemma 5.1 is similar to that of Lemma
4.1 and is omitted. Since Gp contains a: strongly connected component, we need
to determine the width of a: left-compressed configurations. Let Ct,C2 , ••• ,Ca be
the left-compressed configurations associated the possible positions of Po with
xca(PO) < XCa+l (Po), 1 :::; a :::; a: -1. Our algorithm generates the configurations
in the order of Ct, C2 , •• • , Ca' For convenience assume the position of Po in con-
figuration Ca is determined by the rightmost vertical edge of strongly connected
component Ca'
Configuration C1 is obtained by positioning Po at XCl (Po) and left-compressing
all polygons, except Pn+l' into the first slot area Ao. To generate configuration
Ca from Ca- 1 , intuitively, we push Po from position XCa_l (Po) to position xca(PO)'
Let fa = xCa(Po) - XCa_l (Po). This pushing can effect a polygon Pi in one of
three ways.
Case 1. In configuration Ca- 1 polygon Pi is in slot area Ao and Pi is not
reachable from the polygons in component Ca - 1 • In this case polygon Pi is
at its tight position in configuration Ca-l. The pushing shifts polygon Pi fa
positions to the right and Pi is at its tight position in configuration Ca.
Case 2. In configuration Ca- 1 polygon Pi is not in slot area Ao and Pi not
reachable from the polygons in component Ca- 1 . The pushing does not affect
polygon Pi. Thus, XCa(Pi) = XCa_l (Pi).
Case 3. Polygon Pi is reachable from the polygons in component Ca - 1 • The
pushing may force polygon Pi to move to the right. In this case we re-compute
the position of Pi.
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We determine the width of configuration Ca by re-computing the positions
of polygons reachable from the polygons in component Ca- 1 • By Property 5.1,
we know that the polygons in the same strongly connected component are as-
signed to positions in the same slot area. A basic step of the algorithm is the
left-compression of a given strongly connected component. When generating
configuration Ca from Ca- 1 we left-compress the strongly connected components
reachable from the polygons in component Ca- 1 in a topological order induced
by Gc• For strongly connected component Ci let Ri be its reachability list. Ri
contains all polygons reachable from the polygons in component Ci. The poly-
gons in Ri are grouped according to the strongly connected components they
belong to and these components are arranged in a topological order induced by
Gc•
We now describe how to generate configuration Ca from Ca- 1 . In configu-
ration Ca- 1 the rightmost vertical edge of strongly connected component Ca- 1
is at position x(BI}. In configuration Ca , the polygons of component Ca - 1 are
assigned to a slot area to the right of B 1 . We perform a left-compression of
the polygons in Ca- 1 against a straight vertical edge and determine the width
needed to accommodate these polygons. We then determine the leftmost slot
area that can accommodate the polygons in component Ca - 1 • Let As be this slot
area, s ~ 1. Once the polygons in component Ca- 1 have been placed into slot
area As, the components in reachability list R a- 1 are handled. Every component
in list Ra-l may need to be left-compressed.
Assume that we have determined the new positions for the polygons in the
first i - 1 components in reachability list Ra-l. Let Ct be the i-th component
in Ra- 1 • Every polygon in component Ca- 1 and every polygon in a component
Cj, j i t, that can reach the polygons in Ct has been assigned a new position.
Let q' be the largest index of a slot area containing any of these polygons. The
polygons in component Ct are now either assigned positions in slot area Aql or
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in a slot area to the right of Aql. We first perform a left-compression of the
polygons in Ct into slot area Aql. How far to the left a polygon Ps in Ct can be
positioned in slot area Aql depends on the positions of polygons that can reach
Ps . If the new position of any polygon of Ct causes an overlap with forbidden
region Bql+ll the polygons in component Ct cannot be placed into slot area Aql.
In this case we left-compress the polygons in Ct against a straight vertical edge
and determine the closest slot area that can accommodate component Ct. Let
Aq be this slot area. After we have processed all polygons in Ra-ll the width
of configuration Ca is determined. The book-keeping necessary to perform the
left-compression of the polygons in a component is similar to the book-keeping
done in algorithm GENCONF2 described in the previous section.
We now establish the time bound of our algorithm for k-partition problem.
The preprocessing steps include setting up a level-linked finger search tree for
k + 1 slot areas, generating the visibility graphs Gp and Ge , and determining
the reachability lists. Let rCi be the number of strongly components of Gp that
can reach component Ci and let p = 2:£=0 rCi, P :::; a 2• The total preprocessing
time is O(k logk + vlogv +p).
Let rpa = IRal, the number of polygons reachable by the polygons in strongly
connected component Ca, rpa ~ 1. When the polygons in component Ca- 1 are
pushed across forbidden region B1 , we update the ml-entries of the polygons
in Ra-l. When generating configuration Ca from Ca- 1 , each component Ct
reachable from component Ca - 1 is left-compressed at most twice. Ignoring the
time needed to determine the slot area Aq (in case Ct does not fit into Aql), it
takes O(rpa-llogrpa-l) time to update the ml-entries of the polygons in R a- 1 .
Let 2:~=1 rpa = g, g < an. The time spent on performing left-compression is
bounded by O(g log n) time.
Now consider the time needed for determining the slot area Aq • As already
stated, the intervals representing the slot areas are the leaves of a level-linked
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finger search tree. Initially, a component Ci is to the left of B l . At some point
Ci moves across B l and is assigned a slot area to the right of B l . From this
point on, every time a strongly connected component that can reach Ci moves
across B l , we may have to determine a new slot area for Ci. A new slot area
is always to the right of an old one. Recall that rCi represents the number of
components that can reach component Ci. Also, let Ji,j be the number of slot
areas component Ci moves to the right when Ci searches for a new slot area for
the j-th time, 1 :::; j :::; rCi. By using the level-linked finger search tree, the total




which is less than
k
rCi log - + rCi.
rCi
Let Tp be the total time needed to determine the new slot areas for all compo-
nents. Then,
t (rci log~ + rCi)
i=O rc~
a a a
< L rCi log k - L rCi log rCi +L rCi
~o ~O ~O
n
< p log k - L rCi log rCi +p,
i=O
where L:i=o rCi = P < a 2 . A straightforward computation shows that
a
L rCi log rCi > p log f!....
i=O a
Using this lower bound on L:i=o rXi log rCi, we get
Tp < plog rapkl + p.
Hence, it takes 0 (p log r~k1+ p) time to determine the new slot areas for
all components when generating the a configurations. Note that p :::; 8. We
conclude this section with the following result.
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Theorem 5.1 Given the polygon graph Gp , the component graph Ge , the level-
linked finger search tree of the slot areas, and the reachability lists, a minimum
left-compressed configumtion of a given feasible configuration can be generated
in O(8(1og n + log rex:1)) time.
6 Conclusions
In this paper we presented a characterization of a left-compressed, minimum con-
figuration that was the basis for two forbidden region algorithms. The framework
underlying these algorithms can be used to solve other, related compaction prob-
lems. Consider the problem in which every polygon has its own set of forbidden
regions associated. Our algorithms can be used to solve this type of problem
within the same time bound. All of our algorithms dealt with rectilinear objects.
However, no step of our algorithms depends crucially on this fact. Algorithms
based on a similar approach can handle compaction of object of other shapes
(e.g., layout components containing 45° angles) as intersections can be detected
efficiently.
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